Founded in 2011, Sarcina Technology is a semiconductor packaging and testing turnkey company in Palo Alto, California, USA with a design and supply chain management office in Hsinchu, Taiwan. It is led by industrial veterans from places like AT&T Bell Labs, DEC, Intel and TSMC.
Sarcina Technology provides leading US companies with package design and power/signal integrity simulation. In addition, Sarcina offers wafer probing and final test hardware design, test program development, and one-stop turnkey service.
We work with the world's foremost foundries to ensure high quality products. We've handled everything, from the simplest to the most complex of packages. Our results are self-evident: since its formation, Sarcina's tapeouts have all been first-time successes.
In 2018, Sarcina expanded its package assembly and final test service. Today, our business model is wafer-in, chip-out. Customers send us their bumped wafers from foundries and we design the final test hardware and convert DFT test patterns to ATE test vectors. Sarcina handles all the logistics.
